Evidence map›Paper›PMID 42305627›Full record

ArticleiScience2026

System-level FPGA validation of a trainable and robust multiplier-free spiking neural network.

Qixuan Li, Lei Zhang

Abstract read
In one paragraph

Article in iScience, 2026. The graph could read no effect estimate from its abstract, so it casts no vote on the map. Not yet cited in PubMed.

0numbers the graph read from it
0cells of the map it votes in
0citing papers in PubMed
–field-weighted citation impact
1 · What the graph read from it

What it found

Each row is one number read from the abstract, on the scale the paper reported it, with its interval. Left of the dashed line favours the treatment, right favours the comparator. Under each row is the sentence it came from. New to these charts? A ten-minute tutorial.

The abstract states no effect estimate the extractor could read, or names no intervention and outcome on the map, so this paper lights no cell and moves no belief. It is still indexed, cited and linked below.

2 · The registry

The trial behind it

Trials whose registry record cites this paper, or whose number appears in the abstract. A trial that started after this paper was published is citing it as background, not reporting it.

Neither the registry nor the abstract names a trial number. If this is a trial report, that itself is worth knowing.

3 · Its place in the literature

Who cites it

0 citing papers in PubMed.

No citing paper in PubMed yet.

4 · The record

Corrections and comments

PubMed lists nothing against this paper. Absence here is not a guarantee, only a check that was made.

5 · Who and what money

Authors and funding

2 authors.

Qixuan LiElectronic Systems Engineering, University of Regina, Regina, SK, Canada.
Lei ZhangElectronic Systems Engineering, University of Regina, Regina, SK, Canada.

Funding

No grant is acknowledged in the PubMed record.

6 · The paper itself

Abstract

The growing scale of artificial intelligence models has expanded their impact, yet efficient deployment on hardware remains challenging due to intensive matrix-based computation and energy demand. Spiking neural networks (SNNs), inspired by biological neural processing, offer an event-driven and energy-efficient alternative for neuromorphic computing. In this work, we present a system-level FPGA validation of a trainable, multiplier-free SNN that supports on-chip supervised learning under fixed-point constraints. By implementing a sensitive-noise threshold (SNT) mechanism and a limited remote supervised method (LReSuMe) on a Xilinx ZCU104 FPGA platform, the proposed design achieves high throughput, low power consumption, and preserved robustness to the noise. Weight visualization further indicates structured and interpretable learning behavior, supporting the reliability of hardware-based neuromorphic systems.

Indexed as

FPGA-based learning architectureFPGA implementationmultiplier-free designNeural networksnoise-tolerant computing

Identifiers

PMID42305627
PMCPMC13266201

What OpenQuestion holds

Textmetadata
LicenceCC BY
Read underepoch 390

Registered trials

None linked

Read under generation 80e0d062 · epoch 390. Bibliography from PubMed, PubMed Central and OpenAlex; grants from NIH RePORTER; trial links from ClinicalTrials.gov; estimates, votes and beliefs from the OpenQuestion graph.