Evidence map›Paper›PMID 41632029›Full record

ArticleAdvanced science (Weinheim, Baden-Wurttemberg, Germany)2026

Dual-Modulated Vertically Stacked Transistors With Fully Laminated Plate-Type Architecture Featuring Nanoscale Channel Length.

Goeun Pyo, Su Jin Heo, Jeonggyun Jang, Hongki Kang, Byeongmoon Lee, Hyuk-Jun Kwon, Jae Eun Jang

Abstract read
In one paragraph

Article in Advanced science (Weinheim, Baden-Wurttemberg, Germany), 2026. The graph could read no effect estimate from its abstract, so it casts no vote on the map. Not yet cited in PubMed.

0numbers the graph read from it
0cells of the map it votes in
0citing papers in PubMed
–field-weighted citation impact
1 · What the graph read from it

What it found

Each row is one number read from the abstract, on the scale the paper reported it, with its interval. Left of the dashed line favours the treatment, right favours the comparator. Under each row is the sentence it came from. New to these charts? A ten-minute tutorial.

The abstract states no effect estimate the extractor could read, or names no intervention and outcome on the map, so this paper lights no cell and moves no belief. It is still indexed, cited and linked below.

2 · The registry

The trial behind it

Trials whose registry record cites this paper, or whose number appears in the abstract. A trial that started after this paper was published is citing it as background, not reporting it.

Neither the registry nor the abstract names a trial number. If this is a trial report, that itself is worth knowing.

3 · Its place in the literature

Who cites it

0 citing papers in PubMed.

No citing paper in PubMed yet.

4 · The record

Corrections and comments

PubMed lists nothing against this paper. Absence here is not a guarantee, only a check that was made.

5 · Who and what money

Authors and funding

7 authors.

Goeun PyoDepartment of Electrical Engineering and Computer Science (EECS), Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, Republic of Korea.
Su Jin HeoDepartment of Engineering, Institute For Manufacturing, University of Cambridge, Cambridge, UK.
Jeonggyun JangDepartment of Electrical Engineering and Computer Science (EECS), Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, Republic of Korea.
Hongki KangDepartment of Biomedical Engineering, Seoul National University College of Medicine, Seoul, Republic of Korea.
Byeongmoon LeeDepartment of Electrical Engineering and Computer Science (EECS), Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, Republic of Korea.
Hyuk-Jun KwonDepartment of Electrical Engineering and Computer Science (EECS), Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, Republic of Korea.
Jae Eun JangDepartment of Electrical Engineering and Computer Science (EECS), Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, Republic of Korea.ORCID https://orcid.org/0000-0002-8523-1785

Funding

Ministry of Science and ICT, South Korea 25-InnoCORE-01National Research Foundation of Korea RS-2024-00439307National Research Foundation of Korea RS-2025-00515160
6 · The paper itself

Abstract

A transistor with fully laminated plate-type triode electrodes, source, drain and gate offers higher current density than a typical transistor design by allowing a 2D current path. Nanoscale transistors face challenges like off-state leakage, so we introduce a new design using a laminated plate-type architecture and a dual-modulation strategy to improve performance and stability. Both top and bottom gates are used as active electrodes to fully control the channel's thickness. A micro-hole patterned electrode is employed to enable effective gate field penetration into the channel, while a graphene electrode facilitates Fermi-level modulation and improves field transfer. Furthermore, a leakage blocking layer is inserted to suppress unwanted carrier injection in the source and drain overlap regions. The device achieves low off-state current of ≈10

Indexed as

dual gate transistorsdual modulationgraphene transistorsnanoscale channel lengthvertically stacked transistorsvertical thin film transistorsvertical transistors

Identifiers

PMID41632029
PMCPMC13067813

What OpenQuestion holds

Textmetadata
LicenceCC BY
Read underepoch 390

Registered trials

None linked

Read under generation 80e0d062 · epoch 390. Bibliography from PubMed, PubMed Central and OpenAlex; grants from NIH RePORTER; trial links from ClinicalTrials.gov; estimates, votes and beliefs from the OpenQuestion graph.