ArticlePloS one2018

A shared synapse architecture for efficient FPGA implementation of autoencoders.

Akihiro Suzuki et al.PubMed ↗Full text ↗Publisher ↗

No numbers read from the abstract.